Summary: An important class of finite-state machines transforms input sequences of digits into output sequences in a way such that, after an experiment of any finite length on the machine, its input sequence may be deduced from a knowledge of the corresponding output sequence, its initial and final states, and the set of specifications for the transformations by which the machine produces output sequences from input sequences. These machines are called information-lossless."
Introduction
An information-lossless transducer is, roughly, one for which a knowledge of the output sequence of symbols is sufficient for the determination of the corresponding sequence of input symbols. Such transducers find application in the preparation of data for transmission through channels in which secrecy is important or in which the signals are subject to man-made or natural noise. Many different types of data preparation have been used. It is the purpose of this paper to derive a single block diagram for the representation of the most general information-lossless transformation that can be achieved by a finite-state machine. Emphasis will be placed on circuits which process streams of binary symbols, even though the results obtained are applicable to other alphabets of symbols.
Combinational Circuits
A combinational circuit is a finite-state circuit with only one state and therefore exhibiting no memory. Such circuits are basic components of circuits which do have memories and will be studied briefly here only to establish notation which will be useful later in the paper. Examples of related work appear in references 1 and 2.
For a combinational circuit, the input symbol (or combination of symbols) at any given moment uniquely defines the output symbol (or combination of symbols). An "information-lossless" combinational circuit is defined here as one which has the additional property that the output symbols uniquely determine the input symbols. Equivalently, a "lossless" combinational circuit is one for which no two different input combinations can produce the same output combination. The requisite one-to-one mapping is most easily seen by examining the describing truth-table. For a circuit with n inputs and n outputs the condition of losslessness implies the solvability of the equations showing how the outputs (y) depend upon the inputs (x).
As an example consider the circuit described in Fig. 1 The notation that will be used for blocks representing various varieties of logical or combinational functional dependencies is given in Fig. 2 . The symbols stand for either the binary signals on a single lead or the signals on a multiplicity of leads. In Fig. 2 -a the relation is to be read "x determines y," a statement true of any deterministic logical network.
For a lossless logical network the additional statement "y determines x" also holds. A further representation (see Fig. 2 -c) will be found useful later in this paper. In it the input signals are divided into two sets, one of which, c, is labeled "control." The interpretation for this type of block is "For any possible control signal, c, the input x may be determined from a knowledge of the output y, although the actual mapping of x into y may be a function of c."
Terminal Description of Sequential Circuits
A sequential or finite-state circuit 3 ' 4 can be represented schematically as a combinational circuit with some of its output signals reintroduced as input signals after some delay (see Fig. 3 ). We treat here only synchronous circuits, for which the signal delay around the feedback loops is the same for all loops and this delay corresponds to the separation between successive digits in the input and output streams of digits. The present state of a finite-state circuit is represented by the set of response signals, s, at the outputs of the feedback loops, and therefore the next state is represented by the set of excitation signals, S, at the inputs of these loops. The fundamental statement of finite-state circuit theory is contained in the relation shown in Fig. 3 , which is interpreted "The next state, S, and the output, y, are determined by the present state, s, and the input, x." For a specific circuit these dependencies may be listed in a matrix form (flow table) or in a graph (state diagram) whose nodes represent states of the circuit and whose directed branches represent transitions between states. Both methods will be found useful in this paper.
The correspondence between these two forms may be illustrated by reference to the indicated entry and the indicated transition in Fig. 4 , which describes a specific two-state circuit. Each of these is interpreted "When the circuit is in state sl and the input symbol is x = 1, the resulting output symbol is y = O and the next state is S2.m
Definition of Information Quantities
The information quantities that we shall use here are related to the knowledge that an observer of the circuit has when he has a knowledge of the describing flow table and of the sequence of output symbols but no direct knowledge of its input symbols or of its internal states. (These quantities are defined more precisely and illustrated more fully in reference 5.)
Input information is related to the output observer's expectation of a given input symbol. If, for example, the binary input symbols are equally likely and independent of each other, the input information rate is at all times one bit per symbol. Output information is related to the output observer's expectation of a given output symbol. In the circuit of Fig. 4 this observer knows that the state s 1 can be followed only by transitions which yield the output y = 0. Therefore when he knows that the state of the circuit is sl and observes that the output is y = 0 the corresponding output information is zero. The primary purpose of this paper is to determine how the form of the block diagram for a general finite-state circuit (Fig. 3) needs to be more explicitly specified in order to describe only finite-state circuits that are information-lossless. Entries for these new rows are found by adding subscripts found in the corresponding entries found in the rows specified by the subscripts of the designator of the new row. For instance, the entry in the y = 1 column for the row headed s 1 3 is S 1 34 , since the entries found in the rows headed s 1 and s3 were S 3 and S14. The newly derived entry tells us that if we are uncertain as to whether the state of the circuit is s or s3 and if an output symbol y = 1 is observed, our new uncertainty is among S1, S 3 , and S4. The process of generation of new rows is repeated as long as is necessary. Ultimately, the necessity for new rows is ended, and the table is complete. If in the process of adding subscripts from "component" rows to find the subscripts for "composite" rows no situation is found in which the same subscript is found in two of the component rows, then the circuit being tested is information-lossless. Our present example is a circuit of this type.
It could have been seen directly from Fig. 8 -a that the flow table described a lossless circuit, since two and only two transitions lead to each state and each of these transitions is associated with a different output symbol. We shall call such a circuit a Class II circuit. Thus there is no possibility for "parallel" sequences shown in Fig. 5 -b. Further, a knowledge of the final state of the circuit and the last output symbol is enough for the determination of the next-to-final circuit state.
Thus the input sequence for a finite experiment on a Class II circuit may be determined from a knowledge of the final state and the output sequence, just as the input sequence for a finite experiment on a Class I circuit may be determined from a knowledge of the initial state and the output sequence.
Since, for a Class II circuit, a knowledge of a state and the output symbol for the transition leading to that state is sufficient for the determination of the preceding state and this input symbol, this is equivalent to saying that the combinational logic of the general block diagram of Fig. 3 is, for Class II circuits, lossless. (See Fig. 9.) 8. General Information-Lossless Circuits It seems to the author that both Class I and Class II circuits deserve to be called informationlossless; the first, because an inverse circuit can always be specified, and the second, both because a specific decoding procedure can be described once the final state of an experiment is given, and because it is conceptually satisfying that a lossless combinational circuit in which some outputs are reintroduced as inputs after a unit delay is also lossless in the wider sense that we have used in this paper to apply to sequential circuits. It is only fair to point out to the reader that some other, more restricted, definitions of terms similar to information-losslessness as used in this paper have been used, and probably will continue to be used, by others.
There are many circuits which are lossless which are neither purely Class I nor purely Class II circuits. For all of these circuits the test illustrated in In order to show that every lossless circuit can be put into the form of Fig. 10 a synthesis procedure will be illustrated. Our working example will start with the flow table of Fig. 11 The first step in the synthesis procedure involves the assignment of "a-symbols" to some of the sets of states listed as row-headings in the test table. The assignment is made in such a way that each circuit state is associated with at least one a-symbol, and that each set of states given its own symbol leads in the test table to other sets also given their own symbols. Obviously, this procedure could always be followed because we could (even though it would be uneconomical of a-symbols) assign a distinct symbol to each row of the test table. A result of the assignment is that a matrix can be obtained (see Fig. 1 Because of the method of constructing the test table (and our proven assumption that we are dealing with a lossless circuit) it follows that no two member states, s i and sj, of a fixed a-set, ah, can each 45 45 lead in a one-step transition to a common state, S k , and yield a common output symbol, y. The prohibited situation is shown in Fig. 1 -e as shown in Fig. 1 l-h, and the resulting matrix checked for its equivalence to the original specifications for our example in Fig. 1 -a. 
Inverses for General Information-Lossless Circuits
The preceding discussion has indicated (by means of a rather involved synthesis procedure) that every information-lossless circuit can be put into the form of Fig. 10 . In addition, any two subcircuits that are in communication with each other in the manner shown in that diagram form an over-all circuit that is lossless.
This is most easily seen by picturing the manner in which the various signals comprising the input, output, and state signals influence each other at the successive steps of an experiment. In Fig. 12-a reduced to zero (the lossless network then could be a mod-2 adding device) then the diagram would represent the adding of a machine-generated pseudo-random signal to the input signal to form the output signal. On the other hand, the left subcircuit could represent a simple permutation device which connects its inputs (x-and b-signals) to its outputs (y-and B-signals) in various orders which are functions of the state of the right subcircuit. A large number of other special cases may be deduced by the reader. The preceding work has shown that these, and other lossless circuits -no matter what the form of the block diagram from which they were designed -can always be synthesized in the canonical form of Fig. 10. 
Test for Lossless Circuits of Finite "Order"
We have shown that the most general lossless finite-state circuit has no inverse" which will regenerate the input sequence of the original circuit; some of the data necessary for this regeneration consists of the final state (Bn) of one of the subcircuits at the end of the n-step experiment. Since n may be indefinitely large it is clear that we can place no bound on the number of time intervals between the occurrence of an input (x) signal of the "coding" circuit and its regeneration by a "decoding" circuit.
On the other hand, one of the properties of a Class I coding circuit is that its input can be regenerated by an inverse decoding circuit after no delay whatsoever.
Many applications of information-lossless finite-state circuits make it desirable to be able to retrieve the coding circuit input sequence after, at most, some delay, N, which is fixed but which is greater than that (zero delay) given by a Class I circuit. The state diagram restriction which must hold for such circuits is illustrated in Fig. 13 . In this diagram we illustrate the restriction that must hold for a decoding delay which will not exceed N = 3 time intervals, but its extension to other delays is obvious. The state represented at the base of the "tree" of transitions is any one of the states in the state diagram to which the test is to be applied. But the test described below must apply to each of the states of the circuit in order for its x-sequence to be retrievable within N = 3 time intervals. We shall call a circuit that meets this test an "Nth-order" information-lossless circuit. It is th st nd apparent that the class of all N h-order lossless circuits includes the N- The main reason for defining the K t -symbols and for deriving from them the K t symbol will now be explained. In our example (Fig. 13) for the indicated set of transitions we have derived that K 3 = 0, since the sequence yo = 0, Yl = 0, y 2 = 1 could have occurred for either xo = or x = 1. If we wish to insure that the test for decodability with delay N = 3 will be met we must insist that the checked transitions (for t = 3) for the subtree associated with x = 1 will carry output symbols opposite to those associated with the checked transitions in the subtree for x = 0. In other words, if K 3 = 0 we must arrange in the block diagram we are deriving that y 3 shall be influenced (in a mod-2 fashion)
only by the input symbol x and not by any later x-symbol. If K had been equal to unity no such restriction on the mode of operation of the derived circuit would have to be imposed.
Canonical Form for Nth-order Lossless Circuits
The embodiment of the preceding ideas in a canonical form (see nd those other signals indicates that they could have been the same, then the appropriate Kt -signal will have the value zero, thus indicating that determination of the input XtN+ i would be impossible from a knowledge of Yt alone.
In the K-section these various signals are brought together with the proper timing and logically added so that the resulting value of Kto will be zero if and only if the circuit is to be operated in that th t mode in which the N t h preceding input (xo in our example) alone of the stored inputs influences the output (in a mod-2 fashion).
Inverses for Nth-order Lossless Circuits
It is possible to build an "inverse" circuit based on the block diagram of The work presented in this section has led us to the conclusion that the restrictions on a finitestate circuit necessary for making it information-lossless and of N t h order may be shown in a blockdiagram canonical form. Moreover, the decoding procedure necessary for recreating the input to the coding circuit exists and also has a circuit representation. 
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